ABSTRACT
INTRODUCTION
The Long Term Evolution of UMTS (Universal Mobile Telecommunication Systems) is one of the recent advancements in today's mobile telecommunications systems. Though GSM technology has improved in a certain manner by connecting communities and individuals in remote regions where fixed-line connectivity was nonexistent, the successor of GSM, developed by the 3GPP (Third Generation Partnership Projects) LTE is framed to increase the speed and capacity of voice as well as data signals. There are many issues relating to the implementation of LTE. The hardware architecture in the physical layer is one of the key research topics for the VLSI Engineers. The main objective of this paper is to bring the pipelined buffer controlled architecture of downlink data and control channels for transmitter and receiver.
There are two types of radio frame structures for LTE: Type-1 frame structure is applicable to Frequency Division Duplex and type-2 frame structure is related to Time Division Duplex. This paper is framed for type 1 Frame structure which is shown in Figure 1 . Each radio frame is .For FDD, 10 subframes are available for downlink transmission and 10 subframes are available for uplink transmissions in each 10 ms interval. Uplink and downlink transmissions are separated in the frequency domain. In half-duplex FDD operation, the UE (User Equipment) cannot transmit and receive at the same time while there are no such restrictions in full-duplex FDD. This paper is organized as follows: Section 2 discusses about the LTE Physical downlink channels and their functions. Section 3 describes the system model of transmitter and receiver for the Physical downlink channels based on 3GPP specifications. Section 4 discusses the proposed architecture for the SISO, MISO and MIMO transmitters and receivers. Section 5 gives the simulated and implemented results for the proposed system of transmitter and receiver. Finally this paper is concluded with section 6.
LTE PHYSICAL DOWNLINK CHANNELS
The LTE downlink physical channels include three control channels and three data channels. The control channels PDCCH (Physical Downlink Control Channel), PCFICH (Physical Control Format Indicator Channel) and PHICH (Physical Hybrid Indicator Channel) are essential for the successful reception, demodulation and decoding of the data channels PDSCH (Physical Downlink Shared Channel), PBCH (Physical Broadcast Channel) and PMCH (Physical Multicast Channel). The signals for the control channels are transmitted at the start of each subframe in a LTE grid.
The PDSCH (Physical Downlink Shared Channel) is the main data-bearing downlink channel in LTE. It is used for all user data, as well as for broadcast system information which is not carried on the PBCH, and for paging messages -there is no specific physical layer paging channel in the LTE system. The PDSCH is utilized basically for data and multimedia transport. [1] The PBCH (Physical Broadcast Channel) carries the basic system information which allows the other channels to be configured and operated in the LTE grid. PBCH information is divided into two categories. They are Master Information Block (MIB) and System Information Block (SIB). QPSK is the only modulation used [1] . The PMCH (Physical Multicast channel) physical channel structure is defined for future use. MBMS enables a set of eNBs to transfer information simultaneously for a given duration. MBFSN appears to UE (User Equipment) as a transmission from a single large cell and improves the signal-to-interference noise ratio. Since the operation of data transmission is different from that of MBFSN, UE should have a separate channel estimate for MBSFN reception; therefore normal reference signal is not mixed with the MBSFN reference signal in the same subframe and transmission of PDSCH and PMCH in the same subframe is not possible [1] .
The PDCCH (Physical Downlink Control Channel) is to carry mainly scheduling information of different types such as Downlink resource scheduling, Uplink power control instructions. The control information carried by PDCCH is DCI (Downlink Control Information) which is transmitted as an aggregation of Control Channel Elements (CCEs). Each CCE consists of 9 Resource Element Groups (REGs) and each REG has 4 resource elements (Res). Each RE carries 2 bits. A PDCCH can transmit 1, 2, 4 or 8 CCEs. QPSK is the only available modulation format.
[2]The PCFICH is transmitted on the first symbol of every sub-frame and carries a Control Format Indicator (CFI) field. The CFI contains a 32 bit code word that represents 1, 2, 3 or 4. CFI-4 is meant for future use [2] . The value of the PCFICH informs the UE (User Equipment) about the number of OFDM symbols used for the transmission of control channel (PDCCH) information in a subframe. The PCFICH uses QPSK modulation. The PHICH channel is used to report the Hybrid ARQ (Hybrid Automatic Repeat Request) status which indicates to the UE whether the uplink user data is correctly received or not. The HARQ indicator is 1 bit long -"0" indicates ACK, and "1" indicates NACK. BPSK modulation is used in PHICH channel. [3] 
SYSTEM MODEL
In LTE, the data which is given to the transmitter should experience the following channel processing steps. Figure 2 shows the channel processing steps of transmitter. Figure 3 shows the channel processing steps of receiver. 
CHANNEL PROCESSING STEPS OF TRANSMITTER

Scrambling
For each codeword q, the block of bits
is the number of bits in codeword q transmitted on the physical channel in one subframe, shall be scrambled according to (1) for all the five channels except PHICH, where c (q) (i) is a Gold sequence of length "i". The modulation and scrambling of PHICH is done according to (2) 
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is the number of bits in codeword q transmitted on the physical channel in one subframe, shall be scrambled according to (1) The scrambled sequence is then modulated to create a block of complex valued modulated symbols as
In QPSK modulation a pairs of bits are mapped to complex valued modulation symbols I+ jQ, as shown in Table 2 . Similarly the distributed arithmetic processing is applied for 16QAM, 64QAM [4] . 
Layer Mapping
The modulated symbols are then layer mapped to one or more layers depending upon the number of antenna ports selected .The complex modulated input symbols are layer mapped as
where  is the number of layers and layer symb M is the number of modulation symbols per layer in the layer mapping module.In this paper, transmitter diversity is adopted; the input symbols are mapped to layers according to Table 3 Mapping to layers
Precoding
The precoder takes a block from the layer mapper x
(i), and generates a sequence for each antenna port y (p) (i), p is the transmit antenna port number and is {0},{0,1} or {0,1,2,3} [4] . For transmission over a single antenna, port processing is carried out by (3).
Precoding for transmit diversity is available on two or four antenna ports. In two antenna port precoding, an Alamouti scheme is used for precoding. This precoding procedure for two antenna case is defined by (4) . For transmission on four antenna ports,
of the precoding operation is defined by (5) 
Mapping to Resource Elements
For each of the antenna ports used for transmission of the physical channel, the block of complexvalued symbols 
CHANNEL PROCESSING STEPS OF RECEIVER
Demapping From Resource Elements
While data is received on the antenna ports, the block of complex-valued symbols 
for the delayer mapping. For reception on a single antenna port, decoding is defined by (6) [4] .
( ) ( ) = ( ) ( ) ... (6) Similarly for reception on two antenna ports the reverse operation of (4) is performed.
Delayer Mapping
The complex-valued symbols for each of the code words to be received are delayer mapped from one or several layers. Complex-valued symbols
where  is the number of layers and layer symb M is the number of symbols per layer. For a single antenna port, a single layer is used, and the delayer mapping is defined by (7) [4] .
Similarly for two antenna ports the operations performed in Table 3 are reversed, and the two layers are delayer mapped into a single layer.
Demodulation
The complex-valued symbols
of code word q , shall be demodulated using a demodulation scheme which is reverse of transmitter, resulting in a block of bits
Descrambling
The demodulated symbols in a code word q , after descrambling results in the block of bits
, where
is the number of bits in code word q received on each control channels in one sub frame. The descrambling is defined according to (8).
where ( ) ( ) is the generated pseudo random Gold sequence. The descrambling sequence is initialized with same values as that of the transmitter at start of each subframe. The reason for going to pipelined architecture is to reduce the critical path delay which can be exploited to increase the clock speed or to reduce the power consumption for the same speed. In this pipelined buffer control architecture, the different processing modules are segregated to segments and they have buffers in between them to work independently .This reduces the critical path as a whole when compared with buffer less segmented approach. The buffer control is used
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The reason for going to pipelined architecture is to reduce the critical path delay which can be exploited to increase the clock speed or to reduce the power consumption for the same speed. In this pipelined buffer control architecture, the different processing modules are segregated to segments and they have buffers in between them to work independently .This reduces the critical path as a whole when compared with buffer less segmented approach. The buffer control is used to synchronize all the segments and send the information out to the grid. Figure 4 explains the pipelined buffer controlled architecture for the transmitter. The transmitter side of the architecture consists of Scrambling, Modulation, Layer Mapping, Precoding and Mapping to the Resource Elements .In addition to these buffers are included in this architecture.
The scrambler generates scrambling bits at the rate of one bit for every clock cycle. For the PHICH channel the one bit input either 0 (indicating ACK) or 1 (indicating NACK) is first modulated using BPSK modulation and then scrambled. The modulation mapper takes 2bits /4bits/ 6bits for QPSK/16QAM/64QAM modulations respectively as inputs. Hence a buffer is included before the modulation block. The task of the buffer is to store either 2bits/4bits/6bits in two clock cycles or four clock cycles or six clock cycles based on the type of modulation given to it by the variable "Modcon". After the corresponding bits have been stored, the buffer will send a buffer control signal indicated by the variable "BC1" to the modulation block. For every possible pair of 2 bits/4 bits/6 bits i.e., "00" to "11" /"0000" to "1111"/ "000000" to "111111", there resides a corresponding modulated value (16 bits) stored in the modulation mapper. All the modulation mapper has to do is, check the variable "Modcon" for the type of modulation given and simply maps the incoming bits to the correct segment of modulated data. The output of modulation mapper is 16 bits for every clock cycle which will be represented as a segment in the following sections. The modulation block after performing the modulation sends a clear signal denoted as "clr" to the buffer indicating the buffer to send the next stream of bits based on the "Modcon". The layer mapping module simply maps the modulated bits (i.e. segment) into 1/2/4 layers depending on the transmitter diversity (SISO, MISO and MIMO) indicated by "Transdiv" variable. For the single antenna (1x1) the layer mapper maps every single segment of the modulator to the first layer/data path of all the physical downlink channels. In case of MISO (2x1 and 4x1) every single segment is mapped into 2 layers and four layers respectively. In case of MIMO (2x2 and 4x2) two different segments are mapped to two layers (one segment in each layer) and 4 different segments are mapped to 4 layers respectively.
To achieve this kind of mapping in the respective layers, a buffer is included in front of the layer mapper. For the SISO and MISO concepts, the buffer will wait for one clock cycle to store a single segment. For the 2x2 MIMO the buffer will wait for two clock cycles to store the two different segments and for the 4x2 MIMO the buffer will wait for four clock cycles to store four different segments. After storing the respective segments, the buffer will send a buffer control signal "BC2" to the layer mapper. The layer mapper after performing the mapping operations sends a "clr" signal to the buffer signalling it to send the next set of segments. The precoding block adds parity bits to the segments by appending zeros and conjugates of original data. The transmitter diversity "Transdiv" configures the precoding block also. When the transmitter diversity is SISO or MISO the 1/2/4 data paths consists of the same single segment. They are precoded as such. When the transmitter diversity is MIMO two different cases exists, 2x2 and 4x2.The single segment in every layer is precoded into two segments for 2 layers and precoded into 4 segments for 4 layers. This all happens in a single clock cycle. The Resource element mapper only maps a single segment at a clock cycle to the resource elements. The buffer in front of the RE mapper stores the (1/2/4) segments in 1/2/4 data paths and delivers a segment for every clock cycle to the LTE grid. 
RECEIVER ARCHITECTURE
The receiver side of the architecture consists of Demapping from the Resource Elements, Decoding and Detection, Delayer Mapping and Descrambling as shown by the Figure 5 .The receiver architecture is designed with two receiving antennas. When the transmitter diversity is SISO (1x1) or MISO (2x1 and 4x1) antenna 1 is enabled to receive. Similarly when MIMO (2x2 and 4x2) case occurs both the antennas are enabled to receive. The data demapper module demaps the segments from the resource elements. For the SISO and MISO cases there is only one segment. The buffer stores the single segment in a clock cycle. When it is MIMO the buffer waits for two clock cycles and stores the two segments and sends the buffer control signal (BC1) , signalling the decoding module to accept the segments in the next clock cycle. The decoding module removes the parity bits i.e. the extra padded zeros and conjugate bits in the next clock cycle and sends the clear signal represented as "clr" to the buffer and the detector modules. 
The receiver side of the architecture consists of Demapping from the Resource Elements, Decoding and Detection, Delayer Mapping and Descrambling as shown by the Figure 5 .The receiver architecture is designed with two receiving antennas. When the transmitter diversity is SISO (1x1) or MISO (2x1 and 4x1) antenna 1 is enabled to receive. Similarly when MIMO (2x2 and 4x2) case occurs both the antennas are enabled to receive. The data demapper module demaps the segments from the resource elements. For the SISO and MISO cases there is only one segment. The buffer stores the single segment in a clock cycle. When it is MIMO the buffer waits for two clock cycles and stores the two segments and sends the buffer control signal (BC1) , signalling the decoding module to accept the segments in the next clock cycle. The decoding module removes the parity bits i.e. the extra padded zeros and conjugate bits in the next clock cycle and sends the clear signal represented as "clr" to the buffer and the detector modules. The detector consists of precomputed modulated data stored in it and a comparator. Initially after the reception of "clr" signal from the decoder, the received data and the precomputed data are subtracted and the results are compared with each other to find the minimum distance value using the Alamouti scheme. Once the comparisons are done and the output is generated the detector sends its clear signal to the delayer mapping module. Thus the detected or demodulated output is 2 bits/4 bits/6 bits for QPSK/16QAM/64QAM modulations respectively for each layer. This process goes for every clock cycle. The delayer mapping module delayers the two layers of MIMO into a single layer thus comprising 4 bits/8 bits/12 bits depending on the Modcon (modulation) input variable given and sends the clear signal. This all occurs in a single clock cycle. Since SISO comes in a single layer, there is no need of delayer mapping. The descrambling is performed by XORing the input bits with the Gold sequence used in the transmitter and produces 1 bit (ACK/NACK) for PHICH and 2 bits/4 bits/6 bits depending on the "Modcon" for the remaining channels in a single clock cycle. Thus the data and control messages are retrieved in the receiver.
RESULTS AND DISCUSSIONS
Simulation output for SISO transmitter
The SISO transmitter for PBCH channel is shown in Figure 6 . The output of bit scrambler, the first module of transmitter "scr_pbch" is a single bit for every clock cycle and it's own clock canc_pbch is shown below. The buffer indicated by "buffscr2pbch" in the figure 4 wait for two clock cycles and got the pair of bits from scrambler. The modulation will be performed in the next clock cycle. The modulated segment "mod_pbch" is layer mapped into a single layer, precoded and data mapped in the forth coming clock cycles with a delay of one clock cycle between each process. The precoded data shown as "prelayer1pbch" for transmit antenna 1 is mapped into the corresponding resource element for the PBCH channel in the LTE grid in the next clock cycle. Therefore the SISO transmitter for PBCH takes a total delay of 6 clock cycles. This explanation suits well for the PDSCH, PMCH, PDCCH and PCFICH channels. respectively. The buffer represented as "buffscr246pdsch" will wait for 4 clock cycles and 6 clock cycles before sending 4 bits and 6 bits to the modulation mapper respectively. The delays required for remaining modules are similar to PBCH (SISO). Therefore the PDSCH channel takes a total delay of 8 clock cycles for 16QAM and 10 clock cycles for 64QAM modulations. The SISO transmitter for PHICH is shown in Figure 9 . The first step is a modulation instead of scrambling, in which a single bit input whether 0 (ACK) or 1(NACK) is BPSK modulated. Then the modulated bits are scrambled to produce a output of 12 segments (192 bits) represented as "out" in the figure 9.The layer mapping and precoding are done in the next occurring clock cycles. The data mapping module takes 12 clock cycles to map the 12 PHICH segments to the transmitter antenna 1.Therefore total delay is 14 clock cycles. 
Simulation output for MISO (2x1) transmitter
The MISO (2x1) transmitter for PDCCH channel is shown in Figure 10 . It is similar to SISO except that the modulation mapper's output "modpdcch" is layer mapped into two layers represented as "layer1pbch" and "layer2pdcch". The single segment in each of the two layers is precoded into two segments represented as "prelayer1pdcch" and "prelayer2pdcch", The data mapper module for the transmit antenna 1 and 2 maps the two segments into their LTE grids in two clock cycles. Therefore the total delay is 7 clock cycles. This explanation suits well for the PDSCH [QPSK], PMCH, PBCH and PCFICH channel. PDSCH [16QAM] experiences a delay of 9 clock cycles the extra two clock cycles was being spent in waiting for 4 bits input to the modulation mapper. Also PDSCH [64QAM] experiences a delay of 11 clock cycles.
The MISO (2x1) transmitter for PHICH is shown in Figure 11 . The output of the modulation mapper and scrambler module "out" consists of 12 segments which is layer mapped into 2 layers "layer1phich" and "layer2phich" as 6 segments each in the next clock cycle. The precoder module precodes these 6 segments with parity bits, giving an output of 12 segments in each data path in the next clock cycle. The data mapping module for the first two transmit antennas map the 12 segments into the resource block allocated for PHICH channel in 12 clock cycles. Therefore the total delay is 14 clock cycles. The first two antennas represented as transmit_0 and transmit_1 with the same data being transmitted for every clock cycle is shown in the Figure 11 .
Simulation output for MISO (4x1) transmitter
The MISO (4x1) transmitter for PCFICH is shown in Figure 12 . The processing steps and the delays experienced by the MISO (4x1) transmitter is similar to MISO (2x1) except that the layer mapping block maps the modulation output into 4 layers/data paths and the precoder precodes each segment in every layer into 4 segments. The data mapping module maps the 4 segments in 4 clock cycles. Therefore a total delay of 9 clock cycles is experienced. Figure 13 . The PMCH channel is only transmitted in the fourth antenna i.e.transmit_3. As it is transmitted in a single antenna, the channel processing steps of PMCH channel follows SISO strategy. Therefore the delays experienced by each module are similar to SISO transmitter. The total delay is thus 6 clock cycles. PMCH [16QAM] and PMCH [64QAM] are very much similar to the SISO transmitter PDSCH channel described earlier, therefore the total delay is 8 clock cycles and 10 clock cycles respectively. The MISO (4x1) transmitter for PHICH is shown in Figure 14 . After the modulation and scrambling the 12 segments generated are layer mapped into 4 layers as such: 3 segments for each layer in the next clock cycle. The precoding module adds extra zeros and conjugates thus generating 12 segments in each of the 4 layers in the next clock cycle. The data mapping modules takes 12 clock cycles to map the precoded data into the resource blocks of 4 transmit antennas. Therefore a total delay of 14 clock cycles exists in PHICH channel.
. 
Simulation output for MIMO (2x2) transmitter
The MIMO (2x2) transmitter for PDSCH [QPSK] is shown in Figure 15 . In MIMO (2x2), the channel processing steps and their corresponding delays are similar to MISO (2x1) upto the modulation module. The buffer represented as "pdschbuffer246" before the layer mapping module get two different segments from the modulation mapper in the sixth clock cycle. The layer mapping is done in the next clock cycle. The precoding is thus done in the 8 th clock cycle generating two segments for each data path. The data mapping module takes another two clock cycles. Thus a total delay of 10 clock cycles exists. This explanation suits well for the PBCH, PDCCH and PCFICH channels. PDSCH [16QAM] experiences 12 clock cycles delay and for PDSCH [64QAM] experiences 14 clock cycles delay. The MIMO (2X2) transmitter for PHICH is similar to MISO (2x1). The transmitter outputs transmit_0 and transmit_1 carry different segments in every clock cycle.
Simulation output for MIMO (4x2) transmitter
The MIMO (4X2) transmitter for PBCH is shown in Figure 16 . In MIMO (4x2), the channel processing steps and their corresponding delays are similar to MISO (4x1) up to the modulation module. In the case of MIMO (4x2), four different segments (modulation output) have to be layer mapped into the four layers/datapaths corresponding to the four transmit antennas. Hence the buffer represented as "pbchbuffer" before the layer mapping module get four different segments from the modulation mapper in the tenth clock cycle. The layer mapping is done in the next clock cycle. The precoding is thus done in the 8 th clock cycle generating four segments for each data path. The data mapping module takes another four clock cycles. Thus a total delay of 16 clock cycles exists. This explanation suits well for the PDSCH, PMCH, PDCCH and PDCCH channels.
In PDSCH [16QAM] the modulation is performed in the fifth clock cycle as usual. The buffer before the layer mapping block will wait for 16 clock cycles to receive 4 different segments from the modulator and the layer mapping is performed in the 22 nd clock cycle. The precoding is done in the next clock cycle. The data mapping module needs another 4 clock cycles. Thus a total delay of 27 clock cycles is experienced. In PDSCH [64QAM] the modulation is performed in the seventh clock cycle. The buffer before the layer mapper waits for 24 clock cycles to receive 4 different segments. The remaining delays in the successive modules are as such. Hence a total delay of 37 clock cycles exists. The MIMO (4X2) transmitter for PMCH is similar to MISO (4x1). The total delay is 6 clock cycles for QPSK, 7 clock cycles for 16QAM and 9 clock cycles for 64 QAM modulations. 
Simulation output for SISO (1x1), MISO (2x1) and MISO (4x1) Receiver
The simulation results of SISO and MISO receiver for all the physical downlink channels are the same. The simulation output for SISO and MISO receiver for PBCH channel is shown in Figure  17 . The output of the data demapping module of antenna 1 is "prelayer1pbch". It is given to the decoding module in the next clock cycle. After decoding, the detector output which is 2 bits for QPSK modulation is generated in the next clock cycle. The delayer mapping and descrambling are performed in the next occurring clock cycles. The output of the descrambling module is 2 bits at a clock cycle. Therefore the total delay is 5 clock cycles. This is similar to PDCCH, PCFICH, PDSCH [QPSK] channels.
The simulation output for SISO and MISO receiver for PDSCH [16QAM] shown in Figure 18 . In this case also the total delay is 5 clock cycles and the descrambler output is 4 bits at a single clock cycle. In the SISO and MISO receiver for PDSCH [64QAM] the total delay is 5 clock cycles and the descrambler output is 6 bits at a single clock cycle. The simulation output for MISO (4X1 only) receiver for PMCH [QPSK] is also similar to PDSCH. Here also the delay is 5 clock cycles with descrambler output 2 bits at a clock cycle. PMCH [16QAM] and [64QAM] also experiences 5 clock cycles delay with descrambler outputs 4bits and 6 bits respectively. The simulation output for SISO and MISO receiver for PHICH shown in Figure 19 . The 12 segments are received by the data demapping module in 12 clock cycles. After that the decoding, delayer mapping, descrambling, detection and decision modules are performed in the next forthcoming clock cycles. The output of the decision module is either 0 (ACK) or 1 (NACK).Thus a total delay of 17 clock cycles occur.
Simulation output for MIMO (2x2) and MIMO (4x2)
The simulation output for MIMO (2x2 and 4x2) receiver for PDSCH [QPSK] channel shown in Figure 20 . The data demapping modules of antenna 1 and 2 receives the two segments in clock cycles from the 2 antennas. Therefore the buffer has to wait for 2 clock cycles and in third clock cycle the decoder output is generated. The detector output is two bits in two data paths in the fourth clock cycle. In the fifth clock cycle the delayer mapper delayers the two layers into a single layer thus comprising 4 bits. The descrambler produces 2 bits in the sixth clock cycle. Therefore a total delay of 6 clock cycles occurs. This is similar to PDCCH, PCFICH, PBCH channels. PDSCH [16QAM] and PDSCH [64QAM] have a total delay of 6 clock cycles with 4 bits at a clock cycle in the descrambler output and 6 bits at a clock cycle in the descrambler output respectively. PMCH channel for MIMO (4x2) is similar to MISO (4x1). PHICH channel for MIMO is also similar to SISO and MISO cases. 
Implementation Results
The RTL schematic view of the transmitter shows the input variables to each of the scrambling module, buffers, modulation, layer mapping module, precoding and data mapping modules. This is shown in Figure 21 for designer's reference. The final outputs i.e. transmit_0, transmit_1, transmit_2 and transmit_3 are also shown in the Figure 22 . RTL schematic view of the receiver is shown in Figure 22 . The final outputs i.e. the data and control bits are also shown for designer's reference. Power estimation of LTE downlink channels for transmitter and receiver is shown in Figure 23a and b. The total on chip power is 951 mW for buffer controlled architecture of transmitter. This transmitter consumes 265mW for IO, 235mW for core dynamic (clock, logic) and 452mW for device static. In core dynamic, clock signal consumes 107mW, logic signal takes 127mW. The total on chip power is 1036 mW for this receiver. This receiver consumes 20mW for IO 563mW for core dynamic (clock, logic) and 452mW for device static. In core dynamic, clock signal consumes 124mW, logic signal takes 438mW. Resource estimation of transmitter and receiver are shown in Figure 24a and b. From the graphical representation it is clear that out of the total resources about 1% is used for registers, 4% for Look up tables, 7% for the slices, 14% for the IO, 18% for BUFG. Similarly out of the total resources used for receiver, about 1% is used for registers, 23% for Look up tables, 36% for the slices, 5% for the IO, 5% for BUFG. The FPGA framed by plan Ahead tool for transmitter and receiver are shown in Figure 25a and b. The routing between the inputs and output with available components in the chip is shown 
CONCLUSIONS
The synthesis and implementation of pipelined buffer controlled architecture of the Single Input Single Output (SISO), Multiple Input Single Output (MISO-2x1, 4x1), and Multiple Input Multiple Output (MIMO-2x2, 4x2) transmitter and receiver for Physical Downlink Channels of LTE are thoroughly discussed in this paper. The buffers and the delays experienced by each of the modules have been explained in this architecture. The transmitter and receiver architecture for all the channels are simulated and the results are discussed. The programming was done in Verilog HDL. The simulation was done in Modelsim, synthesized using Plan Ahead 13.4 and implemented in Virtex 5 kit. Simulation results and implementation results (RTL design, power estimation, resource estimation and FPGA editor) for transmitter and receiver of LTE downlink channels are discussed. This architecture shows improvement in terms of reduced power consumption, reduced maximum delay with high speed. The pipelined buffer controlled architecture shows a minimum period of 59.334ns (nano seconds) and a maximum frequency of 16.854 MHz It maintains continuity between the modules. Also the formation of junk data between the modules is avoided by the use of "BC" and "clr" signals.
